foxBMS - Unit Tests
1.3.0
The foxBMS Unit Tests API Documentation
|
Header for the driver for the FRAM module. More...
#include "fram_cfg.h"
#include "nxpfs85xx_cfg.h"
#include "sbc_fs8x.h"
#include "sbc_fs8x_communication.h"
#include "spi.h"
Go to the source code of this file.
Data Structures | |
struct | FS85_FS_REGISTER_s |
struct | FS85_MAIN_REGISTERS_s |
struct | FS85_FIN_CONFIGURATION_s |
struct | FS85_NVRAM_INFO_s |
struct | FS85_STATE_s |
Enumerations | |
enum | FS85_OPERATION_MODE_e { SBC_NORMAL_MODE , SBC_DEBUG_MODE } |
Functions | |
STD_RETURN_TYPE_e | FS85_InitializeFsPhase (FS85_STATE_s *pInstance) |
Configures SBC during INIT_FS phase. More... | |
STD_RETURN_TYPE_e | FS85_InitializeNumberOfRequiredWatchdogRefreshes (FS85_STATE_s *pInstance, uint8_t *requiredWatchdogRefreshes) |
Calculates the number of required watchdog refresh to reset fault error counter. More... | |
STD_RETURN_TYPE_e | FS85_CheckFaultErrorCounter (FS85_STATE_s *pInstance) |
Checks if fault error counter is zero. More... | |
STD_RETURN_TYPE_e | FS85_SafetyPathChecks (FS85_STATE_s *pInstance) |
Performs SBC safety path checks. More... | |
STD_RETURN_TYPE_e | SBC_TriggerWatchdog (FS85_STATE_s *pInstance) |
Trigger watchdog. More... | |
Variables | |
FS85_STATE_s | fs85xx_mcuSupervisor |
Header for the driver for the FRAM module.
SPDX-License-Identifier: BSD-3-Clause
Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
We kindly request you to use one or more of the following phrases to refer to foxBMS in your hardware, software, documentation or advertising materials:
It must always be used when creating new c header files.
Definition in file nxpfs85xx.h.
Enumerator | |
---|---|
SBC_NORMAL_MODE | |
SBC_DEBUG_MODE |
Definition at line 110 of file nxpfs85xx.h.
STD_RETURN_TYPE_e FS85_CheckFaultErrorCounter | ( | FS85_STATE_s * | pInstance | ) |
Checks if fault error counter is zero.
[in,out] | pInstance | SBC instance where fault error counter is checked |
Definition at line 926 of file nxpfs85xx.c.
STD_RETURN_TYPE_e FS85_InitializeFsPhase | ( | FS85_STATE_s * | pInstance | ) |
Configures SBC during INIT_FS phase.
Checks first if SBC currently is in INIT_FS phase and if not transfers SBC back into INIT_FS. Verifies basic checks, configures fail-safe registers and closes INIT_FS afterwards.
[in,out] | pInstance | SBC instance that is initialized |
First: Verify following conditions:
Second: Configure FS_I and FS_I_NOT registers
Third: Execute
The FS85 is now ready. If everything is OK for the MCU, it can release its own safety path and the ECU starts.
1.: Verify LBIST and ABIST1
Read FS STATES register
2.: Check if debug mode is active
3.: Verify that no OPT CRC error
-----— Second: Configure fail-safe init registers ---------------—
Check if SBC is in FS_INIT state, if not switch SBC in FS_INIT state. Specific configurations can only be done in FS_INIT state
1.: Configure VCOREMON_OV_UV impact on RSTB and FS0B
2.: Configure VDDIO_OV_UV impact on RSTB and FS0B
4.: Configure ABIST2 assignment
Select VCOREMON_OV options:
Select VCOREMON_UV options:
Select VDDIO_OV options:
Select VDDIO_UV options:
Select ABIST2 options:
3.: Configure VMONx_OV_UV impact on RSTB and FS0B
Select VMONx_OV options:
Select VMONx_UV options:
5.: Configure the WD window period, the WD window duty cycle, the WD counters limits, and its impact on RSTB and FS0B. Ensure that the configuration does not violate the FTTI requirement at system level.
WD window period options:
WD window duty cycle options:
WD fault recovery strategy
6.: Configure the Fault Error Counter limit and its impact on RSTB and FS0B at intermediate value
Configure the RSTB pulse duration
Configure FS0B short to high impact on RSTB
Fault Error Counter limit options:
Fault Error Counter impact options:
7.: RSTB pulse duration options:
10.: FS0B short to high impact on RSTB options:
After POR fault-error counter is set to 1 on default, it is reset after two consecutive good WD refreshes. This part of the register is read-only so a write access has no influence. Set this bit for a successful comparison between written and read register value
8.: Configure MCU FCCU error monitoring and its impact on RSTB and FS0B
9.: Configure Ext. IC error monitoring and its impact on RSTB and FS0B
MCU FCCU error monitoring options:
Ext. IC error monitoring options:
1.: Close INIT_FS by sending the first good WD refresh
2.: Execute ABIST2 and verify it is pass
ABIST2 is executed automatically after closing of INIT_FS, duration: 1.2ms max
3.: Clear all the flags by writing in FS_DIAG_SAFETY
Flags are cleared by writting '1' to register
Clear all the flags by writing in FS_OVUVREG_STATUS
Flags are cleared by writting '1' to register
Clear flags FLAG1 register
Clear flags FLAG2 register
Read out all registers for debug purpose
Definition at line 484 of file nxpfs85xx.c.
STD_RETURN_TYPE_e FS85_InitializeNumberOfRequiredWatchdogRefreshes | ( | FS85_STATE_s * | pInstance, |
uint8_t * | requiredWatchdogRefreshes | ||
) |
Calculates the number of required watchdog refresh to reset fault error counter.
[in,out] | pInstance | SBC instance that is initialized |
[out] | requiredWatchdogRefreshes | number of required good watchdog refreshes |
Clear the fault error counter to 0 with consecutive good WD refreshes. The watchdog refresh counter is used to decrement the fault error counter. Each time the watchdog is properly refreshed, the watchdog refresh counter is incremented by '1'. Each time the watchdog refresh counter reaches its maximum value ('6' by default) and if next WD refresh is also good, the fault error counter is decremented by '1'. Whatever the position the watchdog refresh counter is in, each time there is a wrong refresh watchdog, the watchdog refresh counter is reset to '0'.
Read out FS_I_WD_CFG register to get watchdog refresh counter limit and value
Get refresh counter value
Get refresh counter limit register value
Get fault error counter
Get number of required watchdog refreshes to clear fault error counter to 0
Definition at line 869 of file nxpfs85xx.c.
STD_RETURN_TYPE_e FS85_SafetyPathChecks | ( | FS85_STATE_s * | pInstance | ) |
Performs SBC safety path checks.
Function perform safety path checks for FIN, FS0B and RSTB to ensure that all pins work as expected
[in,out] | pInstance | where the safety paths are checked |
Definition at line 941 of file nxpfs85xx.c.
STD_RETURN_TYPE_e SBC_TriggerWatchdog | ( | FS85_STATE_s * | pInstance | ) |
Trigger watchdog.
Triggers watchdog of passed SBC instance and verify if it was good refresh within the configured window
[in,out] | pInstance | SBC instance where the watchdog is triggered |
Definition at line 1007 of file nxpfs85xx.c.
|
extern |
Definition at line 81 of file nxpfs85xx.c.